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Abstract 
The continuous grow on instruction level paral- 
lelism offered by microprocessors requires a large reg- 
ister file and a large number of ports to access it. 
This paper presents the non-consastent dua l  rrgrster 
f i l e ,  an alternative implementation and management 
of the register file. Non-consistent dua l  register files 
support the bandwidth demands and the high register 
requirements, without penalizing neither access time 
nor implementation cost. The proposal is evaluated 
for software pipelined loops and compared against a 
unified register file. Empirical results show improve- 
ments on performance and a noticeable reduction of 
the density of memory traffic due to a reduction of 
the spill code. The spill code can in general increase 
the minimum initiation interval and decrease loop per- 
formance. Additional improvements can be obtained 
when the operations are scheduled having in mind the 
register file organization proposed in this paper. 
Keywords: VLIW and superscalar processors, soft- 
ware pipelining, register file organization, register al- 
location, spill code. 
1 Introduction 
Current high-performance floating-point micropro- 
cessors try to  maximize the exploitable parallelism by 
either heavily pipelining functional units[l] [2] or by 
making aggressive use of parallelism[3][4]. I t  is ex- 
pected that future high-performance microprocessors 
will make extensive use of both techniques. To effec- 
tively exploit this amount of available parallelism new 
processor organizations and scheduling techniques are 
required. 
Software pipelining[5] is a loop scheduling tech- 
nique that extracts parallelism from loops by overlap- 
ping the execution of several consecutive iterations. 
Finding the optimal solution is an NP-complete prob- 
lem and there exist several works that propose and 
evaluate different heuristic strategies to perform soft- 
ware pipelining[6][7]. 
The drawback of aggressive scheduling techniques 
such as software pipelining is that they increase regis- 
ter requirements compared to less aggressive and less 
effective scheduling techniques. In addition, increasing 
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either the stages of functional units or the number of 
functional units, which are the current trends in micro- 
processor design, tends to increase the number of reg- 
isters required by software pipelined loops[8][9]. When 
the number of registers required in a loop is larger than 
the available number of registers, spill code has to  be 
introduced to reduce register usage. This spill code 
increases memory traffic and can reduce performance. 
Usually, registers are organized in a multiported 
register file as shown in Figure la. Each port of each 
functional unit has  access to all the registers of the 
multiported register file. This register file organiza- 
tion can be expensive and increase processor cycle 
time when a large number of registers and ports are 
required. In order to reduce the complexity of the 
re ister file some microprocessors, such as the Power 
2 RI, implement the register file with two register sub- 
files with the same number of registers, same number 
of write ports, but half the number of read ports into 
each register subfile (see Figure lb). This implemen- 
tation, which we name consistent d u a l  register file, is 
totally transparent to  the user/compiler because both 
register subfiles are consistent, i.e both store exactly 
the same value in the same registers. 
In this paper we modify the consistent d u a l  regis- 
ter file organization so that each subfile can be ac- 
cessed independently of the other and store different 
values; this organization is shown in Figure IC and it 
is named non-consistent dua l  registerfile organization. 
Due to  computational requirements, some values will 
be copied into both register subfiles as in the consis- 
tent dual  register file organization; other values will 
be stored in just one of the register subfiles. In order 
to reduce the number of values stored in both regis- 
ter subfiles, and to  balance the number of registers 
required in each subfile, we also evaluate the effective- 
ness of swapping operations. To evaluate the register 
file organization we have used a set of loops from the 
Perfect Club Benchmark suite [lo]. 
The outline of the paper is as follows. Section 2 in- 
troduces the architecture we are assuming and makes 
a brief overview of software pipelining, register alloca- 
tion and terminology associated with them. Section 3 
presents the observations that motivated our proposal. 
In Section 4 the non-consistent register file organiza- 
tion is presented; an example loop is scheduled and 
it is used to show how our organization can reduce 
register requirements. Section 5 presents the experi- 
ments performed in order to evaluate the proposal and 
22 
Figure 1: a) Multiported register file. b) Consistent dual register file. c) Non-consistent dual register file, 
presents some relevant results. Section 6 summarizes 
and presents some conclusions. 
2 Target Architecture, Scheduling and 
The target machine model we are dealing with is 
a VLIW floating-point processor, similar in some as- 
pects to Cydrome's Cydra 5 [ll].  In order to abstract 
the effects of the memory subsystem, we have assumed 
that the VLIW processor is the floating point unit 
of a conventional microprocessor or of a decoupled 
architecture[l2]. 
Architectural support for software pipelined loops 
without code replication (such as rotatin register files 
and predicated execution) is assumed[lh. The float- 
ing register file is partitioned into two sets of registers: 
the rotating register file contains rotating floating- 
point registers to store loop variants, and the eneral 
register file contains loop invariant floats. d e  ad- 
dresses and integer values are assumed to be stored in 
the address processor of a decoupled architecture or in 
the case of a conventional VLIW, in the integer unit. 
Modulo scheduling[7] has been used to schedule the 
dependence graphs of the loops. It is a technique that 
overlaps iterations of the innermost loop. The number 
of cycles between the initiation of successive iterations 
in a modulo-scheduled loop is termed the init iation 
interval (II). 
Once a loop has been scheduled, register allocation 
determines its register requirements. Historically, reg- 
ister allocation has been performed adopting Chaitin's 
technique based on graph coloring[l4]. Register allo- 
cation for software pipelined loops presents additional 
problems leading to  unconventional solutions. How to 
allocate registers for modulo-scheduled loops is beyond 
the scope of this paper for an extensive discussion of 
bined with the First Fit allocation schema have been 
chosen to  allocate registers. Wands Only is the strat- 
egy that has the lowest empirical complexity, and the 
one that obtains the more optimal results in terms of 
number of registers. For this strategy all the alloca- 
tion schemes have similar results, but First Fit has 
been selected due to its simplicity. 
Register Allocation 
the problem see [15]). T 6 e Wands Only strategy com- 
The register allocator assumed that lifetime of a 
value starts when the producer operation is issued, and 
ends when all the consumer operations finish. This 
definition of lifetime is required if the code has to be 
interruptible and re-startable with a hardware model 
in which operations that have been issued always go 
to completion before the interrupt is handled. 
Lifetimes corresponds either to loop-invariant vari- 
ables or to loop-variant variables. Loop invariants are 
assumed to have already been allocated in the (non ro- 
tating) general register file. This paper concentrates 
only on floating-point loop variants, because the num- 
ber of registers to store loop invariants remain con- 
stant independently of the architecture. The register 
requirements for loop variants increase with the la- 
tency (stages) of functional units and with the number 
of functional units. As shown in [16] loop invariants 
require no more than 16 registers for 98% of loops' 
and only 3 loops out of 1525 use more than 32 regis- 
ters for loop invariants. So, hereon "registers" refers 
to the rotating register file, where loop variants are 
stored. 
3 Motivation of the Proposal 
3.1 Register Requirements of Pipelined 
The register requirements of loop variants for 
floating-point intensive pipelined loops and their ef- 
fect on performance as a function of the stages and 
number of functional units have been studied in 91. 
tectures ranging from one adder and one multiplier 
of latency 3 to two adders and two multipliers of la- 
tency 6, one store port and two load ports. Table 1 
shows some of the results obtained. Notice that 0.3% 
of the loops2 require more than 64 registers for loop 
variants (in order to avoid spill code) in configurations 
with low inherent parallelism (PlL3). However, when 
the architecture becomes more aggressive in terms of 
Loops 
In this paper, the authors consider a variety of arc 6 i- 
'Belonging to Lawrence Livermore Loops, The SPEC89 For- 
'The paper uses 795 loops belonging to the Perfect Club 
tran benchmarks, and The Perfect Club codes. 
Benchmark Suite. 
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Table 1: Percentage of loops that can be allocated without spilling with 16, 32 and 64 registers and percentage 
of cycles those loops represent. PxLy denotes a configuration with x adders of latency y, x multipliers of latency 
y, one store port and two load ports.. 
parallelism (P2L6) 10.6% of the loops, representing 
49.1% of the dynamic execution time, require more 
than 64 registers. For the most aggressive configu- 
ration (P2L6), limiting the number of registers to 64 
registers leads to a reduction in performance (for the 
whole collection of loops) of 6% due to the addition of 
spill code. And, when the number of registers is lim- 
ited to 32, the performance experimented a reduction 
of 31%. 
3.2 Register Files 
Regardless of the number of registers required, an 
architecture with a large number of functional units 
will require a register file with a large number of ports. 
The number of registers and the number of ports have 
an important effect on the area and the access time of 
the register file. 
The area of a multiported register file can be mod- 
eled as a linear function of the number of registers, 
the number of bits per register, and as a quadratic 
function of the number of ports [17]. The access time 
can be modeled as a logarithmic function of the num- 
ber of read ports and as a logarithmic function of the 
number of registers [18]. 
VLSI technology continues improving at a phenom- 
enal rate. Since the introduction of the first micropro- 
cessor, the number of transistors per processor chip 
has doubled every two years, so the area required by 
the register file is not a big problem. On the other 
hand the number of read ports and the number of reg- 
isters limit the access time to the register file, which 
can limit the cycle time of the processor. The first 
step that was proposed in this direction was to split 
the register file into an integer file and a floating-point 
file, each file having fewer ports. This partitioning can 
reduce the bandwidth requirements of each register 
file, but microprocessors are increasing the number of 
functional units, adding more port requirements to the 
register files. To overcome this problem, some current 
microprocessors use an implementation trick that con- 
sists on duplicating the register file. For instance, the 
IBM Power 2 implements a register file of 8 read ports 
and 4 write ports using two register subfiles (with 4 
read ports and 4 write ports each), one for each execu- 
tion unit3. This implementation reduces access time 
since each execution unit has to access a 4 read port 
3An execution unit is a cluster of several functional units. 
For instance the integer execution unit of the Power 2 contains 
an adder, a logic functional unit, a multiply/divide unit and a 
load/store unit. 
register file. This dual register file has two identical 
copies of each register (as shown in Figure lb) .  When 
a functional unit produces a result, it is written in the 
same register of both register subfiles. 
3.3 Register Instances 
Each time a datum is written into a register, a new 
register instance is created. Succeeding reads to the 
register use the latest register instance. Normally, the 
creation of each register instance requires a write ac- 
cess to the register file, and each use of a register in- 
stance requires a read access to  the register file. 
A lar e number of register instances are used only 
once [l9f. This single use property is not surprising 
for two reasons. First, many register instances, spe- 
cially in floating-point intensive loops, are created to 
hold intermediate results that do not appear in the 
source program, and are used only once or a few times. 
Second, even if a particular frequently-accessed vari- 
able may be accessed repeatedly with reads and writes, 
each new value assigned to the variable is not. 
The single use property has been used in vector 
machines in the form of chaining to decrease the over- 
all latency and increase the throughput of a sequence 
of vector operations [ZO]. More recently superscalar 
architectures such as the IBM RS/6000 [21] and the 
MIPS R8000 [4] attempt to exploit this phenomenon 
by replacing a sequence of operations that produce 
single use results by higher strength operations (e.g., 
multiply-add fuse units). 
4 Non-Consistent Dual Register Files 
In this section we propose an effective utilization 
of dual register files based on the previously exposed 
facts: (1)  Software pipelined loops have high register 
requirements. (2) Big multiported register files are 
expensive in area and can penalize cycle time. (3) 
Most of the register instances are read only once. 
There are other related works that propose differ- 
ent register file organizations. For example partitioned 
register files with limited connectivity [18] where each 
cluster of functional units has a private register file, 
and communication among clusters is accomplished 
throu h a number of inter-cluster data transfer buses. 
In [z!, an asymmetric organization consisting of a 
small igh bandwidth multiported register subfile and 
one or more low bandwidth port-limited register sub- 
files called "sacks" is presented. 
In the non-consistent dual register f i le  organization 
we have a duplicated (consistent copy of some reg- 
ister instances that are going to i! e consumed by the 
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two clusters (a cluster is a set of functional units that 
use the same register subfile). For the rest of register 
instances that are going to  be used by only one of the 
two clusters, we will use only registers in the regis- 
ter subfile of that  cluster (see Figure IC). So, in our 
model each register subfile has simultaneously global 
and private registers. 
In this paper non-consistent register files are eval- 
uated for software pipelined loops in VLIW architec- 
tures because software pipelining imposes higher regis- 
ter requirements than other scheduling techniques and 
loops are the computational intensive parts of scien- 
tific computations. However, this technique could be 
applied to  other scheduling techniques and to other 
parts of the code. In addition to VLIW other proces- 
sor implementations (such as superscalar microprocee 
sors) would benefit from having non-consistent register 
files. 
4.1 Example 
In this section we show with a simple loop how 
register allocation can be performed when a non- 
consistent dual register file is available. We also show 
how the scheduling of operations on the appropriate 
cluster can improve register usage. Figure 2a shows 
the source code and Figure 2b shows the correspond- 
ing data dependence graph for the loop. 
DO I=l,N 
a) 
Figure 2: a) Fortran loop, b) data dependence graph 
of the loop. 
Scheduling. Figure 3 shows a scheduling for this 
loop when Modulo Scheduling [7] is used assuming a 
hypothetical machine with two adders, two multipli- 
ers and four load store units. The adders and the 
tency; the load/store units have one cycle of latency. 
Note that the functional units have been organized 
into two clusters of one adder, one multiplier and two 
load/store units each one; this partitioning will help 
when we will consider the case of a dual register file. 
multipliers are ful i y pipelined and have 3 cycles of la- 
Table 2: Lifetimes of all loop variants for the example 
loop 
The minimum number of additions and multiplic* 
tions required to  perform one iteration of the loop is 
two (A4, A6, M3 and M5 in Figure 2.b). This means 
that the saturated resources are the adder and the 
multiplier. The minimum instruction 'packed' size to 
execute this loop is therefore one. The schedule is par- 
titioned into 14 pipestages, each of which is 1 cycle in 
duration, i.e. the I1 of the scheduling is 1. Fourteen 
concurrent iterations of the loop are required to  satu- 
rate the multiplier and the adder. Note that although 
a single iteration takes 14 cycles to execute, a new 
iteration can be started each cycle. 
In a modulo scheduled loop, the same pattern of op- 
erations is executed in each stage of the steady state 
portion of the pipelined execution. This behavior can 
be achieved by looping on a piece of code that is 
termed the kernel. Figure 4 shows the code for the 
kernel. Also, shown in figure 4 is the stage of the 
schedule from which each operation comes from. Op- 
erations in the kernel code which are from distinct 
stages are from distinct iterations of the original loop. 
Lifetimes. The code in Figure 4 is not semantically 
correct if no additional support is provided to  ensure 
that successive outputs of an operation can be kept in 
distinct registers. Consider the operation L1 which a t  
cycle 1 loads a new value of vector x into a register. 
The lifetime of this value extends to  cycle 13 when it 
is used for the last time 4. However, at cycle 2 the 
same operation is executed again and will overwrite 
the previous value of the register while it is still live, 
yielding to  an incorrect result. One approach to  fix 
this problem is t o  provide some form of register re- 
naming (rotating register files t3]) so that successive 
definitions of the same "virtud register actually use 
distinct physical registers. 
In the resulting scheduling the value produced by 
operation L1 has a lifetime of 13 cycles and a new 
value is produced every II=1 cycles, so at least 13 
physical registers are required to  store the successive 
values produced by operation L1. Table 2 summarizes 
the start time and the end time of all values produced 
by the operations of the loop, and the corresponding 
lifetime (which in the special case of II=1 corres onds 
to  the physical registers required by each valuep. We 
will not consider the loop invariants r and t .  
Register allocation with a unified register file. 
If a rotating register file is used to store loop variants, 
4Actually it is used for the last time in cycle 11, but we 
defined the lifetime of a d u e  from the start of the producer 
operation to the end of the last consumer operation 
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Figure 3:  Modulo schedule for the example loop 
Figure 4: Kernel code after modulo scheduling (numbers in brackets represent the stage each operation comes 
from) 
a new definition of each of these loop variants will 
be created every iteration. This means that for each 
value there are several alive concurrent values corre- 
sponding to successive iterations. In this particular 
case (where II=1) therc will be as many concurrent 
alive values as the lifetime of the variable. So, the to- 
tal register requirements of this loop schedule are the 
sum of lifetimes of all the values '. In this case the 
schedule requires a t  least 42 registers if a conventional 
register file is used. 
Register allocation with a non-consistent dual 
regis ter  file. Let's now consider the case of a non- 
consistent register file. For this purpose assume that 
we have two clusters with one adder, one multiplier 
and two load/store units each one. In Figures 3 and 
4 we have divided the operations into two groups that 
correspond to  the "left" cluster and to  the "right" clus- 
ter. 
Now we have to decide which values have to be 
allocated as global valucs (using the same registers in 
both clusters) and which values can be allocated as lo- 
cal values (using registers only on one of the clusters). 
For instance consider operation L1. The result pro- 
duced by this operation is used by operations M 3  and 
A6. Operation M 3  has been scheduled in the "left" 
cluster and operation A6 has been scheduled in the 
"right" cluster, so the values produced by L1 have to 
be allocated as global values. On the other hand con- 
sider operations M3 and A4. The results of M3 are 
used by operation A4; since A4 has been scheduled in 
5We have chosen this example because it is very simple to 
calculate the registers required by the schedule. For an exten- 
sivc discussion of the register allocation problem for software 
pipelinpd loops see [15]. 
Table 3: Allocation requirements of values for example 
loop. 
the "left" cluster. the values produced by M3 could 
be allocated as left-only values. The results of A4 are 
used by operation M5; since M5 has been scheduled 
in the "right" cluster, the values produced by A4 can 
be allocated as right-only values. 
Table 3 shows, for all the operations of the schedule, 
if the corresponding value has to be allocated as global 
(GL), left-only (LO) or right-only (RO). Based on this 
table, the loop requires 13 global registers, 1 3  left-only 
registers and 16 right-only registers. So, the total reg- 
ister requirements correspond to the maximum of both 
clusters. In this example the "right" cluster has to be 
able to allocate 29 registers ( 1 3  global + 16 local). 
Swapping  of operat ions.  Finally we show that the 
registers required can be reduced evm more if the op- 
erations arc properly scheduled to clusters. Two op- 
erations in different clusters can be swapped if they 
use the same kind of functional unit. Swapping two 
operations has two objectives, both of them can help 
in reducing the registers required by the schedule. 
e Balance the number of left-only registers with the 
e Reduc? the number of global registers 
In our example loop, value produced by operation 
L1 is consumed by two operations (M3 and A6) that 
number of right-only registers. 
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Figure 5: Kernel code after swapping operations A4 and A6. 
Table 4: Allocation requirements of values for example 
loop after swapping operations A4 and A6. 
have been scheduled in distinct clusters. If we where 
able to schedule both operations in the same cluster 
the value L1 would become local instead of global. 
This can be accomplished in two ways: 
By scheduling operations in the proper cluster so 
that the register requirements are reduced. This 
option has the problem that increases scheduler 
complexity, and requires the modification of the 
scheduling algorithm used. 
By swapping operations, after the scheduling 
phase, trying to assign each operation to the ap- 
propriate cluster (i.e. the cluster where the regis- 
ter requirements would be minimized). This op- 
tion has the advantage that is simpler, and can 
be applyed independently of the scheduling algo- 
rithm. 
We have chosen the second option. For instance 
consider that we swap operations A4 and A6 obtain- 
ing the kernel schedule of Figure 5. With this new 
schedule, operations M3 and A6 are in the left cluster, 
so value L1 is now left-only. In addition other values 
have changed from left-only to right-only and vicev- 
ersa. Table 4 shows how values have to be allocated 
with the new schedule. The new schedule requires 19 
left-only registers and 23 right-only registers resulting 
in a maximum of 23 registers in one cluster. 
5 Experimental Analysis 
5.1 Benchmarks 
We have done experiments with inner loops belong- 
ing to the Perfect Club benchmark suite [lo]. Loops 
have been selected with the following criteria: loops 
that perform floating-point calculations (because this 
work has been oriented to floating-point intensive ap- 
plications), and that are composed of one basic block 
(because modulo scheduling is only applicable to loops 
with one basic block). We have not measured loops 
with conditionals in their body even though they can 
be converted to one basic block using IF-conversion. 
Almost 800 loops, accounting for the 57% of execution 
time of the whole Perfect Club', have been scheduled. 
In order to obtain the dependence graph of the 
loops of the Perfect Club, the programs have been 
'Executed on a scalar processor of the CONVEX C3480 Sys- 
tem, and timed with the loop performance analyzer CXpa. 
translated to optimized assembler code for the R3000 
processor. Afterwards we developed a custom tool to 
extract dependence graphs from the innermost loops. 
The advantages of obtaining dependence graphs from 
optimized assembler code are that the compiler has 
performed some machine independent optimizations 
such as data reuse, common expression elimination, 
etc. Regretfully it has some drawbacks such as the 
presence of spill code. This problem is not very se- 
rious because the R3000 issues only one instruction 
each cycle and has short latencies, so it has few reg- 
ister requirements. We also eliminated this effect by 
detecting and eliminating spill loads and stores; the 
assembler code of the loops has been scanned look- 
ing for stores to the stack and posterior loads from 
the same position on the stack. When this pattern is 
found, the store and the load are removed from the 
dependence graph and dependences between the pre- 
decessor of the store and all the successors of the load 
are added. 
5.2 Experiments 
In our experiments we have considered machine 
configurations with an even number of functional units 
of each type in order to make comparisons between the 
unified/consistent register file with the non-consistent 
dual register file. In particular all the configurations 
have 2 adders and 2 multipliers and 2 load/store units, 
that is, each cluster has 1 adder, 1 multiplier, and 
1 load/store unit. For the floating-point functional 
units we have experimented with two distinct laten- 
cies, 3 and 6. A latency of 1 cycle for loads and 
stores has been chosen because we assume a decoupled 
architecture; even though, this assumption can also 
be extended to a perfect cache which does not cause 
cache misses. All functional units are fully pipelined. 
The adders perform floating-point additions, subtrac- 
tions, and type conversions between integer and float- 
ing point operands. The multipliers perform floating- 
point multiplications and divisions. Divisions execute 
with the same latency as multiplications. 
Two kind of experiments have been performed. 
First of all we have measured the registers required 
by each configuration and then we have measured how 
these requirements affect performance. For the exper- 
iments we have considered the following models: 
Ideal: it corresponds to an ideal machine with an in- 
finite number of registers. We use this model to 
calculate an upper bound for performance. 
Unified: it corresponds to a traditional unified regis- 
ter file and to a consistent dual register file orga- 
nization. 
Partitioned it corresponds to a non-consistent dual 
register file without swapping of operations . 
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Figure 6: Cumulative distribution of loops. 
Swapped: this model corresponds to the partitioned 
model plus operation swapping in order to re- 
duce register requirements. After the schedul- 
ing phase, a greedy algorithm has been applyed 
to swap those operations that reduce the total 
number of registers required. The algorithm only 
swaps operations scheduled in the same cycle. In 
each step a pair of operations is selected to be 
swapped. The pair of operations selected to  be 
swapped is the one that produces the highest re- 
duction in the registers required. This step is re- 
peated until there are no pairs that reduce regis- 
ters required when they are swapped. Due to the 
cost involved to  allocate registers, the registers 
required by each pair swapped is estimated by a 
lower bound on the registers required. This lower 
bound can be found by computing the maximum 
number of values that are alive at  any cycle of the 
schedule. 
5.3 Register Requirements 
In order to  measure register pressure, loops have 
been scheduled for the two configurations previously 
presented. The scheduling has been performed with 
the aim of achieving maximum performance, without 
regarding register usage. After the scheduling phase 
registers have been allocated trying to minimize the 
number of registers used, but with no restrictions in 
the number of registers available. 
Figure 6 shows the static cumulative distribution 
of loops based on their register requirements for the 
&WO configurations and the three models studied. In 
this figure one can see the effect of the latency on 
the register requirements. For instance notice that 
configurations with latency 6 shows greater register 
requirements than the one corresponding to latency 3. 
Notice that the "Partitioned" model (i.e. partition- 
!8 
ing the registers without swapping operations) pro- 
duces a significant improvement on the registers re- 
quired by loops. The "swapped" model also produces 
an improvement over the "partitioned" but it is not 
as noticeable as the previous improvement. In gen- 
eral the improvement of partitioning the register file 
is greater for configurations that require more regis- 
ters. 
The static plots shown in Figure 6 show that our 
approach can be applied to  a high number of loops. To 
show that this approach is both applicable and useful, 
Figure 7 shows the dynamic cumulative distribution of 
the loops. In this figure the loops have been weighted 
by their estimated execution time. In order to  measure 
the execution time we have measured the number of 
iterations each loop has been executed times the I1 
obtained once the loop has been modulo scheduled. 
From this figure one can see that the loops that 
have higher register requirements represent an impor- 
tant part of the execution time of all the loops. The 
high dynamic register requirements of pipelined loops 
suggests that further research is required in the sub- 
ject of register allocation and register organization. 
Notice the big improvement in the registers re- 
quired by the "partitioned" model when dynamic data 
is considered. I t  is also interesting to note the small 
difference on the registers required between the "parti- 
tioned" and the "swapped" models. This observation 
suggests that further improvements in the distribution 
algorithm would provide unappreciable improvements. 
Even thought the small difference between the plots of 
the "partitioned" and the "swapped models, this dif- 
ference can have an effect on performance as shown in 
the next subsection. 
'Measured with the loop performance analyzer CONVEX 
CXpa. 
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Figure 7: Cumulative distribution of cycles. 
5.4 Limited Register Files 
When there is a limited number of registers and the 
register allocator fails to find a solution requiring no 
more registers than those available, some additional 
actions must be taken. Different alternatives can be 
considered: 
One approach is to reschedule the loop with an in- 
creased 11. The presumption is that register pres- 
sure is proportional to the number of concurrently 
executed iterations. This option would produce 
an extremely inefficient code, especially if the 
loops require many more registers than available. 
Another option is to split the loop into two or 
more loops, each one with fewer operations than 
the original one. In general, loops with fewer op- 
erations tend to require less registers, but it is not 
entirely clear that this is so; in fact the smaller 
loops will generally have a lower 11, and the reg- 
ister pressure could even increase. In addition, 
memory traffic can increase if data generated by 
one piece of the loop is required by another piece 
of the original loop. 
The third option may be to select the appro- 
priate lifetimes to spill, add the required spill 
code, perform modulo scheduling again, and re- 
peat the register allocation. Unfortunately, in 
the new schedule it is possible that a different 
set of lifetimes might need to be spilled than 
those that have already been spilled. The ad- 
dition of spill code will increase memory traf- 
fic and, potentially convert compute-bound and 
balanced loops to memory-bound loops or even 
increase the "memory-boundness" of memory- 
bound loops. When this situation occurs the new 
loop requires more cycles to be scheduled, and 
thus performance is reduced. Obviously even if 
no additional cycles are required for the 11, the 
increase in memory traffic can also degrade per- 
formance. 
In this section we study the effects of a limited reg- 
ister file when spill code is added. We will not consider 
the other two options to reduce register pressure. To 
insert spill code we have developed a "naive" spiller 
that works in the following way: 
DO 
modulo scheduling 
register allocation 
IF registers needed > physical registers 
select a value to spill out 
modify the dependence graph 
UNTIL registers needed <= physical registers 
To select a value to spill out we have selected the value 
with the highest lifetime, which in general will free a 
higher number of registers. More research is required 
to develop better algorithms to spill registers in soft- 
ware pipelined loops, which would produce less per- 
formance degradation. 
In order t o  study the effect on performance that a 
limited register file has, we have evaluated the effects 
on the density of memory traffic and the effects on 
the initiation interval (i.e. the effects on the maximum 
performance assuming a perfect memory system). The 
term density of memory traffic refers to the fraction of 
the bus bandwidth used on average each cycle, while 
the term memory traffic refers to the total number of 
memory accesses performed. The motivation of eval- 
uating density of memory traffic, instead of the total 
memory traffic, is that an increase of the memory traf- 
fic can produce two negative effects. (1) An increase 
of the 11, which we use to evaluate performance. (2) 
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Figure 8: Performance for the four models considered 
with latency 3 and 6 and with 32 and 64 registers. 
An increase of the density of memory traffic, which 
in general will degrade performance of the memory 
system. 
Figure 8 shows the performance for the two laten- 
cies and four models considered when the number of 
registers is limited to  32 and to 64. 
When 64 registers are available, both models ("par- 
titioned" and "swapped") almost achieve the same 
performance than the ideal case i.e. infinite regis- 
t,ers). On the contrary, the "unifie model has a loss 
of performance when a configuration with high latency 
is considered. 
When 32 registers are available the "unified" model 
has a noticeable loss of performance specially for 
the configuration with high latency. On the other 
hand the "partitioned" and "swapped" models almost 
achieve the same performance than having infinite reg- 
isters for the less aggressive configuration (i.e. latency 
3). Notice that for the configuration where perfor- 
mance is highly degraded due to  a lack of registers, 
the "swapped" model performs better than the "par- 
titioned" model. This observation suggests that it is 
justified to  use an expensive swapping algorithm if the 
execution time of the application can have a noticeable 
improvement. 
Finally Figure 9 shows the density of memory traf- 
fic. The density of memory traffic corresponds to the 
dynamic average bus usage per cycle. With a perfect 
memory system it doesn't matter the density of mem- 
ory traffic. If the effects of the memory where con- 
sidered, the memory system could also degrade per- 
formance, and higher density of memory traffic could 
increase the possibility of degradation. Notice that, 
except for the configuration with latency 6 and 32 reg- 
isters, the "partitioned and the "swapped" models 
have less density of memory traffic than the "unified" 
&> 
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Figure 9: Density of memory traffic for the four models 
considered with latency 3 and 6 and with 32 and 64 
registers. 
model. For that case (i.e. L=6, R=32) the density of 
memory traffic is more or less the same for the three 
models due to the presence of a high amount of spill 
code. 
6 Conclusions 
As processors will increase the number of instruc- 
tions executed per cycle, the number of registers re- 
quired to exploit all the parallelismoffered by the func- 
tional units will increase. At the same time the ports 
required to provide with data to  these functional units 
will also increase. So alternative register file imple- 
mentations will be required to support the bandwidth 
demands and the higher register requirements, with- 
out penalizing access time. We presented the non- 
conslstenl register files where local register instances 
are stored in the local register file of the cluster, while 
register instances used by both clusters are replicated 
on both clusters. 
This proposal has been studied for a variety of ma- 
chine configurations and tested with a collection of 
loops from the Perfect Club. The non-consistent dual 
register files significantly reduce the overall register 
requirements of loops. For example, about 10% more 
of the loops can be allocated without requiring spill 
code when a 32-register file is used. When dynamic 
execution is considered, those loops represent between 
15% and 30% (depending on the configuration) of the 
execution time of all the loops. 
We have also shown that the use of registers can be 
improved if an appropriate scheduling of operations 
to clusters is done. When swapping of operations is 
considered, the relative performance with respect to 
the unified register file can be improved up to 22% 
(depending on the configuration) and the density of 
memory traffic can be reduced in a 22%. 
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It would be interesting to consider better schedul- 
ing algorithms, but the high cost involved makes this 
approach unfeasible for a compiler (which is supposed 
to generate good code without requiring excessive pro- 
cessing time). On the other hand if the proposal of this 
paper were used for high-level synthesis purposes, it 
would be acceptable to consider better and expensive 
scheduling algorithms. 
In addition, the register organization proposed is 
cheaper than doubling the number of registers (it re- 
quires less bits to  specify the operands and requires 
less area), and does not penalize the access time to 
the register file. In some cases it is as effective as 
doubling the number of registers. Only for the config- 
uration with latency 6 a non-consistent dual register 
file with 32 registers performs worse than a 64 reg- 
isters unified register file (there is a degradation of 
performance of 13%). 
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